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Abstract—This paper presents a cascaded H-bridge multilevel
inverter that can be implemented using only a single dc power
source and capacitors. Standard cascaded multilevel inverters re-
quire n dc sources for 2n + 1 levels. Without requiring trans-
formers, the scheme proposed here allows the use of a single dc
power source (e.g., a battery or a fuel cell stack) with the remaining
n − 1 dc sources being capacitors, which is referred to as hybrid
cascaded H-bridge multilevel inverter (HCMLI) in this paper. It is
shown that the inverter can simultaneously maintain the dc voltage
level of the capacitors and choose a fundamental frequency switch-
ing pattern to produce a nearly sinusoidal output. HCMLI using
only a single dc source for each phase is promising for high-power
motor drive applications as it significantly decreases the number
of required dc power supplies, provides high-quality output power
due to its high number of output levels, and results in high con-
version efficiency and low thermal stress as it uses a fundamental
frequency switching scheme. This paper mainly discusses control
of seven-level HCMLI with fundamental frequency switching con-
trol and how its modulation index range can be extended using
triplen harmonic compensation.
Index Terms—Fundamental frequency modulation control, hy-
brid cascaded H-bridge multilevel inverter (HCMLI), triplen har-
monic compensation.
I. INTRODUCTION
THE MULTILEVEL inverter is a promising power elec-tronics topology for high-power applications because of
its low electromagnetic interference (EMI) and high efficiency
with low-switching-frequency control method [1]–[6].
Traditionally, each phase of a cascaded multilevel inverter
requires n dc sources for 2n + 1 levels. For many applications,
obtaining so many separate dc sources may preclude the use of
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such an inverter. To reduce the number of dc sources required
when the cascaded H-bridge multilevel inverter is applied to a
motor drive, a scheme is proposed in this paper that allows the
use of a single dc source (such as battery or fuel cell) as the first
dc source with the remaining n− 1 dc sources being capacitors
in the cascaded H-bridges multilevel inverter, which is referred
to as the hybrid cascaded H-bridge multilevel inverter (HCMLI)
[7]–[9]. Previous work has shown that pulsewidth modulation
(PWM) control can be used on HCMLI [10]. Compared to the
traditional cascaded H-bridge multilevel inverter, the proposed
HCMLI has a low number of dc sources and retains the low-
switching-frequency advantage.
The authors have been working on the multilevel inverter
harmonic elimination control technologies based on harmonic
elimination mathematics theory, and present several findings,
such as complete switching angle solution technology and active
harmonic elimination technology. The seven-level multilevel
inverter fundamental frequency harmonic elimination method
and triplen harmonic injection for modulation index exten-
sion method have been published in previous papers. All the
technologies published in the previous papers can be applied
to normal multilevel inverters to satisfy different application
requirements.
However, the published technologies cannot be directly ap-
plied to HCMLI as the capacitors are not dc sources. The con-
trol goal of the HCMLI needs to maintain the balance of the
dc voltage level of the capacitors while producing a nearly
sinusoidal three-phase output voltage using a low-switching-
frequency harmonic elimination method. This paper focuses on
how to apply the seven-level fundamental frequency harmonic
elimination method to HCMLI and extend its modulation index
range, and presents new findings on HCLMI control other than
normal cascaded H-bridge multilevel inverters.
II. WORKING PRINCIPLE OF HCLMI
To operate a cascaded multilevel inverter using a single dc
source, capacitors are used as the dc sources for all but the first
source. To explain, consider a cascaded multilevel inverter with
two H-bridges as shown in Fig. 1. The dc source for the first
H-bridge (H1) is a battery or fuel cell with an output voltage
of Vdc , while the dc source for the second H-bridge (H2) is a
capacitor whose voltage is to be held at Vc . The output voltage
of the first H-bridge is denoted by v1 and the output of the
second H-bridge is denoted by v2 so that the output voltage of
0885-8993/$25.00 © 2009 IEEE
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Fig. 1. Topology of the proposed multilevel inverter with a single dc source for first level and capacitors for other levels. (a) Single-phase topology. (b) Three-phase
topology.
the cascaded multilevel inverter is
v(t) = v1(t) + v2(t). (1)
By opening and closing the switches of H1 appropriately,
the output voltage v1 can be made equal to −Vdc , 0, or Vdc ,
while similarly the output voltage of H2 can be made equal to
−Vc , 0, or Vc by opening and closing its switches appropriately.
Therefore, the output voltage of the inverter can have the values
−(Vdc + Vc),−Vdc ,−(Vdc − Vc),−Vc , 0, Vc , (Vdc − Vc), Vdc ,
and (Vdc + Vc), which constitute nine possible output levels.
To balance the capacitor’s voltage, not all the possible voltage
levels must be used in a cycle. A simple seven-level output
voltage case −3Vdc/2, −Vdc , −Vdc/2, 0, Vdc/2, Vdc , 3Vdc/2
can be designed, as shown in Fig. 2, when the capacitor’s voltage
Authorized licensed use limited to: Boise State University. Downloaded on June 17, 2009 at 19:38 from IEEE Xplore.  Restrictions apply.
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Fig. 2. Seven-level equal step output-voltage waveform.
TABLE I
OUTPUT VOLTAGES FOR A SEVEN-LEVEL INVERTER
Fig. 3. H-bridge voltages v1 and v2 control for θ1 ≤ θ < θ2 , v1 = Vdc and
v2 = −Vdc/2.
Vc is chosen as Vdc/2. Table I shows how a waveform can be
generated using the topology of Fig. 1.
Fig. 3 shows how the waveform of Fig. 2 is generated if for
θ1 ≤ θ < θ2 , v1 = Vdc and v2 = −Vdc/2 are chosen. Similarly,
Fig. 4 shows how the waveform of Fig. 2 is generated if for
θ1 ≤ θ < θ2 , v1 = 0 and v2 = Vdc/2 is chosen. The fact that the
output-voltage level Vdc/2 can be achieved in two different ways
is exploited to keep the capacitor voltage regulated. Specifically,
one measures the capacitor voltage vc and the inverter current
i. Then, if vc < Vdc/2 and i > 0, one sets v1 = Vdc and v2 =
−Vdc/2, and the capacitor is being charged. Table II summarizes
this case along with the discharge case vc > Vdc/2.
By choosing the nominal value of the capacitor voltage to
be one-half that of the dc source, the values of the levels are
equal; however, this is not strictly required. The criteria for this
capacitor balancing scheme is that: 1) the capacitance value is
Fig. 4. H-bridge voltages v1 and v2 control for θ1 ≤ θ < θ2 , v1 = 0 and
v2 = Vdc/2.
TABLE II
CONTROLLER FOR CAPACITOR VOLTAGE LEVEL
chosen large enough so that the variation of its voltage around
its nominal value is small (generally speaking, one can choose
the capacitor–load time constant to be ten times than that of
the fundamental period); and 2) the capacitor charging energy
is greater than or equal to the capacitor discharge energy in a
cycle.
III. MODULATION CONTROL
Generally, traditional PWM control methods and space vec-
tor PWM methods are applied to multilevel-inverter modulation
control [15]–[27]. These methods will cause extra losses due
to high switching frequencies. For this reason, low-switching-
frequency control methods, such as selective harmonic elim-
ination method [11]–[14], [28]–[34], fundamental frequency
switching method [11], [14], or active harmonic elimination
method, can be used for the HCMLI control [13]. Here, funda-
mental frequency method is used.
The Fourier series expansion of the seven-level equal step
output voltage waveform shown in Fig. 2 is
V (ωt) =
∞∑
n=1,3,5...
2Vdc
nπ
(cos(nθ1) + cos(nθ2)
+ cos(nθ3)) sin(nωt) (2)
where n is the harmonic number of the output voltage of the
multilevel inverter. Ideally, given a desired fundamental voltage
V1 , one wants to determine the switching angles θ1 , θ2 , and θ3
so that V (ωt) = V1 sin(ωt), and specific higher harmonics of
V (nωt) are eliminated. For three-phase inverter applications,
the triplen harmonics in each phase need not be canceled as
they automatically cancel in the line-to-line voltages. In this
paper, the goal is to achieve the fundamental and eliminate the
fifth and seventh harmonics. Using (2), this can be formulated
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Fig. 5. Solution of switching angles for seven-level multilevel converter.
as the solution to the following equations:
cos(θ1) + cos(θ2) + cos(θ3) = m
cos(5θ1) + cos(5θ2) + cos(5θ3) = 0
cos(7θ1) + cos(7θ2) + cos(7θ3) = 0. (3)
This is a system of three transcendental equations in the three
unknowns θ1 , θ2 , and θ3 . There are many ways one can solve
for the angles. Here, the resultant method [31], [32] is used to
find all the switching angles that are shown in Fig. 5 [31], and
the modulation index m is defined in this paper as
m =
V1
(4/π1)(Vdc/2)
. (4)
IV. CONDITIONS OF CAPACITOR VOLTAGE BALANCE CONTROL
We now show the ability to balance the capacitor voltage,
which is related to the modulation index and the load power
factor angle. To explain, Fig. 6 shows the voltage waveform
and three current waveforms corresponding power factor angles
−π/6, 0, and π/6.
To analyze the voltage balance situation due to capacitor
charging and discharging in detail, a power factor angle ϕ shown
in Fig. 6(b) is used. Here, charging amount is defined as
Qcharging =
∫ 2π
0
Icharging dθ (5)
and discharging amount is defined as
Qdischarging =
∫ 2π
0
Idischarging dθ. (6)
Then, in a whole cycle, the net accumulation charge amount
is
Qaccumulation = Qcharging −Qdischarging . (7)
Therefore, to achieve capacitor voltage regulation, the net
accumulation amount must be greater than zero in a whole
cycle. As the capacitor charging is restricted by the switching
angles and time periods of the output voltage waveform, the key
control issue is to charge the capacitor as much as possible.
Applying fundamental frequency switching angles to (5)–(7),
and assuming the power factor angle is ϕ, as shown in Fig. 6(b),
and the load current is
iload = I sin (θ − ϕ). (8)
The capacitors’ voltage balance condition is
Qaccumulation =
∫ θ2
θ1
|I sin(θ−ϕ)|dθ +
∫ π−θ1
π−θ2
|I sin(θ−ϕ)|dθ
−
∫ π−θ3
θ3
|I sin(θ − ϕ)| dθ ≥ 0. (9)
To implement (9), a current sensor is needed to detect the
current direction and use it for the switching control. For prac-
tical applications, a current sensor is not desired. Therefore, the
capacitors’ voltage balance condition becomes
Qaccumulation =
∫ θ2
θ1
I sin(θ − ϕ)dθ +
∫ π−θ1
π−θ2
I sin(θ − ϕ)dθ
−
∫ π−θ3
θ3
I sin(θ − ϕ)dθ ≥ 0. (10)
Based on the aforementioned analysis, numerical computa-
tion was performed by using switching angles shown in Fig. 5.
The net accumulation amounts of power factor angles 0 and
±π/6 are calculated for the seven-level output voltage case,
and the accumulation curves with and without current direc-
tion control are shown in Fig. 7(a) and (b). From (9) and (10),
it can be expected that the amount of accumulation is propor-
tional to the load current, but the accumulation curve shape is
unique for any load current. For this reason, Fig. 7 shows the
curve shape for all the load current (y-axis does not mark any
value). For both cases, the highest modulation index that can
balance the capacitor’s voltage is around 1.54. It means that for
high modulation indexes above 1.54, the discharging amount is
greater than the charging amount, which results in the inability
to regulate the capacitor’s voltage. For practical applications,
this modulation index range is somewhat narrow. An improved
method is needed to extend the modulation index range.
Fig. 7(a) and (b) shows cases for power factor angle cases
−π/6, 0, and π/6. All of their balance points are m = 1.54,
and ±π/6 curves are overlapped. If the absolute value of the
power factor angle is between 0 and π/6, the curve lies between
0 and ±π/6 curves. It can also be seen that there are some
spikes in the curves. This is because the switching angles shown
in Fig. 5 are not continuous for these points. The accumulation
amount is decreasing when the modulation index is increasing;
this is because the charging period is decreasing and discharging
period is increasing.
V. MODULATION INDEX EXTENSION CONTROL BY INJECTING
TRIPLEN HARMONICS
The key point of the capacitor voltage balance control at high
modulation index is to increase the charging time and decrease
the discharging time. To do this, triplen harmonic voltage in-
jection method is proposed. The triplen harmonic voltage is a
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Fig. 6. (a) Capacitor charging and discharging time with different power factor angles. (b) Load current with power factor ϕ.
Fig. 7. Accumulation curve without triplen harmonic voltage compensation. (a) With current direction detection. (b) Without current direction detection.
square wave with a frequency equal to three times the funda-
mental frequency with amplitude of Vdc/2. The triplen harmonic
shown in Fig. 8(b) can be represented by
Vtri(ωt) =
∞∑
n=1,3,5...
2Vdc
nπ
cos(nθ3) sin(3nωt) (11)
and is injected into the original seven-level output voltage shown
in Fig. 8(a) to obtain an output voltage waveform shown in
Fig. 8(c). The triplen harmonic voltages will automatically can-
cel in the line–line voltages of three-phase systems, and will not
change the fundamental frequency contents [9]. The only effect
is to change the charging period and discharging period. The
charging and discharging times with triplen harmonic injection
are shown in Fig. 9. From Fig. 9, it can be seen that the orig-
inal long discharging period has been changed into two short
discharging periods.
The capacitor’s voltage balance conditions with and without
current direction detection are now (12) and (13), respectively
Qaccumulation =
∫ θ1
π
6 −
θ 3
2
|I sin(θ − ϕ)| dθ
+
∫ 5 π
6 +
θ 3
2
π−θ1
|I sin(θ − ϕ)| dθ
−
∫ θ3
θ2
|I sin(θ − ϕ)| dθ
−
∫ π−θ2
π−θ3
|I sin(θ − ϕ)| dθ ≥ 0 (12)
Qaccumulation =
∫ θ1
π
6 −
θ 3
2
I sin(θ − ϕ)dθ
+
∫ 5 π
6 +
θ 3
2
π−θ1
I sin(θ − ϕ)dθ
−
∫ θ3
θ2
I sin(θ − ϕ)dθ
−
∫ π−θ2
π−θ3
I sin(θ − ϕ)dθ ≥ 0. (13)
If triplen harmonic voltage compensation method is used, the
accumulation curve, using switching angles shown in Fig. 5
based on (12) and (13), is shown in Fig. 10. If current direction
control is used, the highest possible modulation index while still
balancing the capacitor’s voltage is 1.98 for a power factor angle
0 and 2.08 for power factor angles ±π/6, which are shown in
Fig. 10(a). If current direction detection is not used, the highest
possible modulation index while still balancing the capacitor’s
voltage is 1.98 for power factor angles 0 and ±π/6, which are
shown in Fig. 10(b). If the absolute value of the power factor
angle is between 0 and π/6, the curve will lie between the two
curves of 0 and ±π/6.
Similar to the seven-level without triplen harmonic case, from
(12) and (13), it can be expected that the amount of accumulation
is proportional to the load current, but the accumulation curve
shape is unique for any load current. For this reason, Fig. 10
shows the curve shape for all the load current (y-axis does
not mark any value). Comparing the accumulation curves of
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Fig. 8. Output voltage waveform with triplen harmonic compensation. (a) Original seven-level output waveform. (b) Injected triplen square wave. (c) Final
output waveform.
Fig. 9. Capacitor charging and discharging time with different power factor
angles with triplen harmonic voltage compensation.
Fig. 10(a) and (b), it is observed that the current direction control
does not affect the modulation index range too much.
Comparing Fig. 10 to Fig. 7, it is observed that a modulation
index of at least 1.98 can be achieved using triplen harmonic
compensation while also keeping the capacitor regulated. Com-
pared to 1.54 without triplen harmonic compensation, this is a
33% extension.
VI. EXPERIMENTAL RESULTS
To experimentally validate the proposed HCMLI with seven-
level equal-step output-voltage-modulation control scheme, a
prototype three-phase-cascaded H-bridge multilevel inverter has
been built using MOSFETs as the switching devices. Three dc
power supplies (one for each phase) feed the inverter. A real-time
variable output voltage, variable-frequency three-phase inverter
controller based on Altera FLEX 10K field-programmable gate
array (FPGA) is used to implement the control algorithm.
To maintain the capacitor’s voltage balance, a comparator
using an operational amplifier is used to detect the capacitor’s
voltage and feed the voltage signal into the FPGA controller. A
1-hp induction motor is connected to the motor drive as its load.
In the experimental implementation, the capacitors’ voltages are
regulated to Vdc/2 = 24 V. As discussed previously, the current
direction control will not affect the modulation index range too
much. Current direction signal is not used for the capacitor’s
voltage balance control in the experiments.
A. Fundamental Frequency Modulation Control Without
Triplen Harmonic Compensation
For voltage balance control without triplen harmonic com-
pensation method, the modulation index m = 1.32 and stator
frequency f = 60 Hz are chosen for the experiment. Fig. 11
shows the output phase voltage waveform, and Fig. 12 shows the
corresponding normalized fast Fourier transform (FFT) spec-
trum of the line–line voltage. The phase current waveform is
shown in Fig. 13, and Fig. 14 shows the corresponding normal-
ized FFT spectrum of the phase current. The current harmonics
are less than the corresponding voltage harmonics as the stator
inductance of the induction motor acts as a low-pass filter.
From the voltage spectrum distribution in Fig. 12, it is seen
that the fifth and seventh harmonic voltages are nearly zero, and
the triplen harmonic voltages (such as the third, ninth, etc.) are
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Fig. 10. Accumulation curve with triplen harmonic voltage compensation. (a) With current direction control. (b) Without current direction control.
Fig. 11. Output phase voltage waveform for m = 1.32, f = 60 Hz.
Fig. 12. Normalized FFT analysis of line–line voltage for m = 1.32, f =
60 Hz.
also very low. From the current spectrum distribution shown
in Fig. 14, it is seen that it has very low fifth or seventh cur-
rent harmonics, and very low triplen current harmonics. Also,
the simulation shows that the 11th harmonic is 1.68%, and the
experimental 11th harmonic shown in Fig. 12 is 2%. The simu-
lation result matches the experimental result very well.
B. Fundamental Frequency Modulation Control With Triplen
Harmonic Compensation
For voltage balance control using the triplen harmonic com-
pensation method, the modulation index m = 1.97 and stator
frequency f = 45 Hz are chosen for the experiment. Fig. 15
shows the output phase voltage waveform, while Fig. 16 shows
the corresponding normalized FFT spectrum of the line–line
voltage. The phase current waveform is shown in Fig. 17, and
Fig. 13. Output current waveform for m = 1.32, f = 60 Hz.
Fig. 14. Normalized FFT analysis of phase current for m = 1.32, f = 60 Hz.
Fig. 15. Output phase voltage waveform for m = 1.97, f = 45 Hz.
Fig. 18 shows the corresponding normalized FFT spectrum of
the phase current.
It can be observed that the capacitor’s voltage is regulated at
24 V, which is half of the dc source voltage.
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Fig. 16. Normalized FFT analysis of line–line voltage for m = 1.97, f =
45 Hz.
Fig. 17. Output current waveform for m = 1.97, f = 45 Hz.
Fig. 18. Normalized FFT analysis of phase current for m = 1.97, f = 45 Hz.
From the voltage spectrum distribution in Fig. 16, it is seen
that the fifth and seventh harmonic voltages are nearly zero, and
the triplen harmonic voltages (such as the third, ninth, etc.) are
also very low. From the current spectrum distribution shown in
Fig. 18, it is seen that it has low fifth or seventh current harmon-
ics, as well as low triplen current harmonics. Again the current
harmonics are less than the corresponding voltage harmonics as
the stator inductance of the induction motor acts as a low-pass
filter. Also, the simulation shows that the 13th harmonic is 3.4%,
and the experimental 13th harmonic shown in Fig. 16 is 3.8%.
The simulation result matches the experimental result very well.
It is also observed that for modulation index in the range 1.54–
1.97, the seven-level output voltage waveform with triplen har-
monic compensation can balance the capacitors’ voltages. How-
ever, the seven-level output voltage waveform without triplen
harmonic compensation is unable to balance the capacitors’
voltages.
In theory, the capacitor voltage balance can reach modulation
index m = 1.98. However, in the actual experiments, due to
the switching loss, conduction loss of the switching devices,
and the wire copper loss of the circuit, the modulation index
for capacitor’s voltage balance is seen to be slightly less than
1.98. This is observed through experiments that the capacitor’s
voltage is maintained at a lower voltage than the desired Vdc/2
if the modulation index is 1.98.
VII. CONCLUSION
This paper proposed an HCMLI that uses only one power
source for each phase while producing desired multilevel volt-
age waveforms. A fundamental frequency switching control al-
gorithm was developed, and a triplen harmonic compensation
method was also developed to extend the modulation index
range for which the capacitor voltage can be regulated. Simu-
lation and experiments were performed to show the proposed
method work in practice.
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